Split gate with different gate materials and work functions to reduce gate resistance of ultra high density MOSFET

ABSTRACT

This invention discloses a trenched metal oxide semiconductor field effect transistor (MOSFET) cell. The trenched MOSFET cell includes a trenched gate opened from a top surface of the semiconductor substrate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate. The trenched gate further includes at least two mutually insulated trench-filling segments each filled with materials of different work functions. In an exemplary embodiment, the trenched gate includes a polysilicon segment at a bottom portion of the trenched gate and a metal segment at a top portion of the trenched gate.

This Patent Application is a Divisional Application and claims the Priority Date of a application Ser. No. 11/700,688 filed on Jan. 30, 2007 now U.S. Pat. No. 8,058,687 by common Inventors of this Application. The Disclosures made in the patent application Ser. No. 11/700,688 are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates generally to the semiconductor power devices. More particularly, this invention relates to an improved and novel manufacturing process and device configuration for providing the split trench gates having reduced gate resistance Rg and different work functions of the top and bottom portions of the trench gate for more flexible performance and functional adjustments.

2. Description of the Prior Art

Conventional processes for manufacturing semiconductor power devices with metal gate are often limited by one drawback due to the dopant segregation during the gate oxide formation or subsequent thermal cycles in the manufacturing processes. Conventional power semiconductor devices are frequently manufactured by forming the body region first then forming the metal gate. The problem of dopant segregation caused by such manufacturing processes leads to a less controllable threshold voltage Vt of the device thus adversely affects the device performance.

Since the semiconductor power devices implemented with metal gate have lower gate resistance, several patent applications have disclosed semiconductor power devices implemented with various metal gates. In US Patent Application 20040137703 a MOSFET threshold voltage tuning is disclosed with metal gate stack control. The metal gate is formed with several metal layers with different thickness to control and tune the gate work functions. The method and device as disclosed however would not provide a solution to the dopant segregation problems.

In Patent Application 20040110097, a double gate semiconductor device with a metal gate is disclosed. The manufacturing method of the device includes the forming a gate structure over a channel portion of a fin structure. The method also includes a step of forming a sacrificial oxide layer around the gate structure and removing the gate structure to define a gate recess within the sacrificial oxide layer. AS metal gate is formed in the gate recess, and the sacrificial oxide layer is removed. In Patent Application 20020084486, a DMOS device is disclosed with metal gate. A sacrificial gate layer is patterned to provide a self-aligned source mask. The source regions are thus aligned to the gate, and the source diffusion provides a slight overlap for good turn-on characteristics and low leakage. The sacrificial gate layer is capable of withstanding the diffusion temperatures of the DMOS process and is selectively etchable. After the high-temperature processing is completed, the sacrificial gate layer is stripped and a gate metal is formed over the substrate, filling the volume left by the stripped sacrificial gate material. In another Patent Application 20020058374, a method of forming dual metal gates in the semiconductor device is disclosed. The method includes the formation of dummy gates in PMOS and NMOS areas and forming the interlayer insulation layer and subsequent processing steps of removing the interlayer insulation layer and the forming of grooves and the dual metal gates and the removal of the dummy gates. However, none of these methods provide practical and cost effective method to resolve the above-discussed problems.

Therefore, a need still exists in the art of power semiconductor device design and manufacture to provide new manufacturing method and device configuration in forming the power devices such that the above discussed problems and limitations can be resolved.

SUMMARY OF THE PRESENT INVENTION

It is therefore an object of the present invention to provide a new and improved semiconductor power device implemented with the split trenched gates where the bottom and top portions of the trenched gate have different work functions to reduced the gate resistance of trench MOSFET of ultra high density in order to overcome the above discussed technical difficulties and limitations.

Specifically, it is an aspect of the present invention to provide improved device configuration and manufacturing method to reduce the gate to drain capacitance while simultaneously reducing the gate resistance and providing more flexible adjustable work functions of the top and bottom portions of the trenched gate in the split trenched gates. The bottom polysilicon segment of the split trenched-gates are insulated by an insulation layer processed with a high temperature densification process from the top portion of a metal gate. The thermal cycles after the metal gate formation may be reduced such that an advantage of preventing a dopant segregation and more accurate control of the threshold voltage is achieved.

It is an aspect of the present invention to provide improved device configuration and manufacturing method to manufacture a MOSFET power device with split trenched gate configuration and meanwhile providing more flexible adjustable work functions of the top and bottom portions of the trenched gate in the split trenched gates. The bottom polysilicon segment of the split trenched-gates has a work function different from the drain work function to optimize the shielding effect and the top portion of a metal gate provides a lower gate resistance with a poly-liner between metal gate and channel having a similar work function as the channel region such that an advantage of precisely adjusting the gate threshold voltage is achieved

It is an aspect of the present invention to provide improved device configuration and manufacturing method to manufacture a MOSFET power device with split trenched gate configuration wherein the split trenched gates have at least two separated insulated gate segments each having different work functions such that an advantage of flexibility to adjust work functions of each segment for optimization of device operation at high speed is achieved.

Briefly in a preferred embodiment this invention discloses a trenched metal oxide semiconductor field effect transistor (MOSFET) cell. The trenched MOSFET cell includes a trenched gate opened from a top surface of the semiconductor substrate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate. The trenched gate further includes at least two mutually insulated trench-filling segments each filled with materials of different work functions. In a preferred embodiment, the trenched gate includes a polysilicon segment at a bottom portion of the trenched gate and a metal segment at a top portion of the trenched gate.

These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment, which is illustrated in the various drawing figures.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross sectional view of a trenched MOSFET device implemented with split trenched gate with different gate materials and different work function of this invention.

FIGS. 2A to 2I are a serial cross sectional views for describing the manufacturing processes to provide a trenched MOSFET device as shown in FIG. 2.

DETAILED DESCRIPTION OF THE METHOD

Referring to FIG. 1 for a cross sectional view of a trenched MOSFET device 100 of this invention. The trenched MOSFET device 100 is supported on a substrate 105 formed with an epitaxial layer 110. The trenched MOSFET device 100 includes a bottom gate segment 130 filled with polysilicon at the bottom portion below a top trenched gate segment 150. The bottom gate segment 130 filled with the polysilicon is shielded and insulated from a top gate segment 150 by an insulation layer 140 disposed between the top and bottom segments. The bottom trenched-segment is also insulated from the drain disposed below 105 by the insulation layers 120 surrounding the bottom surface of the trenched gate. The top trenched gate segment 150 includes metal filling, e.g., Ti/TiN/W layer 150, in a trench surrounded with a gate insulation layer 155 covering the trenched walls. A body region 160 that is doped with a dopant of second conductivity type, e.g., P-type dopant, extends between the trenched gates 150. The P-body regions 160 encompassing a source region 170 doped with the dopant of first conductivity, e.g., N+ dopant. The source regions 170 are formed near the top surface of the epitaxial layer surrounding the trenched gates 150. On the top surface of the semiconductor substrate are also insulation layers 175, contact openings and metal layers 180 for providing electrical contacts to the source-body regions and the gates. For the sake of brevity, these structural features are not shown in details and discussed since those of ordinary skill in the art already know these structures.

Referring to FIGS. 2A to 2I for a serial of side cross sectional views to illustrate the fabrication steps of a MOSFET device as that shown in FIG. 2. In FIG. 2A, a hard oxide mask 208 is applied to etch and open a plurality of trenches 209 on a substrate 205. In FIG. 2B, the hard oxide mask 208 is removed. A gate oxide layer 210 is grown on the surface of the trench walls and the trench bottom by first applying and etching off a sacrificial gate oxide layer following with the growth of the gate oxide layer 210. Then a polysilicon deposition is performed followed by doping the polysilicon 215 with ion implantation of Phosphor, Boron or POCI3. The dopant is adjusted to maximize the work function difference between the bottom polisilicon segment and the drain region therefore the shielding effect is optimized. Then a polysilicon etch back is carried out to remove the polysilicon from above the trench. In FIG. 2C, a body implant is performed followed by a body diffusion to form the body region 220. Then a source mask (not shown) is applied to carry out a source ion implant followed by a source diffusion to form the source regions 225.

In FIG. 2D, a polysilicon etch back is carried out to remove the top portion of the polysilicon gate 215 from the trenches followed by an oxide etch to remove the oxide layer 210 form the side walls exposed after the polysilicon is removed. In FIG. 2E, a HTO or HDP oxide 230 is deposited. A densification process is carried out to isolate the polysilicon bottom electrode 210 from the top portion of the gate to be filled in the following processing steps. The oxide layer on the sidewalls of the trenches are removed by a wet etch process. In FIG. 2F, a process is carry out by HTO deposition to form a gate oxide layer on the side walls of the trenches without going through traditional high temperature cycle of thermal oxidation to minimize dopant segregation. Alternatively a very thin layer of gate oxide may grow on the side walls of the trenches to a thickness of about 100 A followed by HTO process to complete gate oxide formation. A polysilicon liner layer (not shown) may be deposited over the gate oxide as an optional processing step to provide the flexibility through dopant adjustment so that the work function is adjusted close to the work function of channel region. This would provide the benefit of more precisely control of gate threshold voltage. Then a chemical vapor deposition (CVD) process is carried out to deposit Ti/TiN/W 240 into the trench followed by removing the Ti/TiN/W metal from about the trenches. An etch-back or a chemical-mechanical planarization (CMP) process is performed to planarize the top surface of the device. Split gates that include a bottom and top portions of different materials are formed. In FIG. 2G, a NSG or BPSG passivation layer 250 is then deposited over the top surface. In FIG. 2H, a contact opening etch is carried out to open the source contact opening 237 and gate contact opening (not shown) through the passivation layer 250. In FIG. 2I, a contact metal layer 260 is deposited over the top surface followed by standard etch process to pattern the contact metal 260 into source metal and gate pad (not shown).

The MOSFET device as described above thus provides a device structure and configuration where the Rg is reduced for small ultra high-density MOSFET cells. The thermal cycles are also reduced after the gate formation. The dissimilar transistor gate work function provides special advantages of adjustments of device performance to satisfy different application specifications. Specifically, the bottom polysilicon gate has a work function different from the drain silicon work function and the top meal gate has a poly-liner that has a similar work function as the drain silicon. Thus significant advantages are provided to maximize the reduction of gate drain capacitance and to precisely adjust the gate threshold voltage.

According to above descriptions, this invention further discloses a method for manufacturing a semiconductor power device. The method includes a step opening and filling a high-temperature sustainable dielectric layer into trenches followed by carrying out processes of implanting and diffusing a body and source regions and removing a top portion of the high-temperature sustainable dielectric layer in the trenches to form a bottom dielectric gate prior to carrying out processes of forming a metal gate on a top portion of the trenches thus minimizing high-temperature cycles applied to the metal gate. In an exemplary embodiment, the method further includes a step of forming an inter-gate insulation layer on top of the bottom dielectric gate before carrying out processes to form the metal gate on top of the inter-gate insulation layer. In another exemplary embodiment, the step of forming bottom dielectric gate comprising forming a bottom polysilicon gate. In an exemplary embodiment, the method further includes a step of forming an inter-gate insulation layer by applying a high temperature oxide (HTO) deposition on top of the bottom dielectric gate before carrying out processes to form the metal gate on top of the inter-gate insulation layer. In an exemplary embodiment, the method further includes a step of forming an inter-gate insulation layer by depositing a high density plasma (HDP) oxide on top of the bottom gate before carrying out processes to form the metal gate on top of the inter-gate insulation layer. In an exemplary embodiment, the method further includes a step of forming an inter-gate insulation layer followed by applying a densification process to further insulate the bottom dielectric gate from the metal gate formed on the top portion of the trenches. In an exemplary embodiment, the step of carrying out processes of forming a metal gate on a top portion of the trenches further comprising applying a chemical vapor deposition (CVD) process for depositing a Ti/TiN/W into the trenches to form the metal gate above the bottom dielectric gate.

Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those skilled in the art after reading the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alterations and modifications as fall within the true spirit and scope of the invention. 

We claim:
 1. A method for manufacturing a semiconductor power device comprising: opening and filling a high-temperature sustainable dielectric layer into trenches followed by carrying out processes of implanting and diffusing a body and source regions and removing a top portion of said high-temperature sustainable dielectric layer in said trenches to form a bottom polysilicon segment prior to carrying out processes of forming a metal gate on a top portion of said trenches thus minimizing high-temperature cycles applied to said metal gate; and lining a polysilicon layer over trench side walls before forming said metal gate on top portion of said trenches.
 2. The method of claim 1 further comprising: doping said bottom polysilicon gate a dopant to maximize a difference in work function between said bottom polysilicon segment and said drain.
 3. The method of claim 1 further comprising: doping said polysilicon liner layer a dopant to minimize a difference in work function between said polysilicon liner layer and a channel region insulated by a gate oxide along said polysilicon liner layer.
 4. The method of claim 1 further comprising: forming an inter-gate insulation layer on top of said bottom dielectric gate before carrying out processes to form said metal gate on top of said inter-gate insulation layer.
 5. The method of claim 1 wherein: said step of forming bottom dielectric gate comprising forming a bottom polysilicon gate.
 6. The method of claim 1 further comprising: forming an inter-gate insulation layer by depositing a high density plasma (HDP) oxide on top of said bottom dielectric gate before carrying out processes to form said metal gate on top of said inter-gate insulation layer.
 7. The method of claim 1 further comprising: forming an inter-gate insulation layer followed by applying a densification process to further insulate said bottom dielectric gate from said metal gate formed on said top portion of said trenches.
 8. A method for manufacturing a semiconductor power device comprising: opening and filling a high-temperature sustainable dielectric layer into trenches followed by carrying out processes of implanting and diffusing a body and source regions and removing a top portion of said high-temperature sustainable dielectric layer in said trenches to form a bottom polysilicon segment prior to carrying out processes of forming a metal gate on a top portion of said trenches thus minimizing high-temperature cycles applied to said metal gate; and forming an inter-gate insulation layer by applying a high temperature oxide (HTO) deposition on top of said bottom dielectric gate before carrying out processes to form said metal gate on top of said inter-gate insulation layer.
 9. A method for manufacturing a semiconductor power device comprising: opening and filling a high-temperature sustainable dielectric layer into trenches followed by carrying out processes of implanting and diffusing a body and source regions and removing a top portion of said high-temperature sustainable dielectric layer in said trenches to form a bottom polysilicon segment prior to carrying out processes of forming a metal gate on a top portion of said trenches thus minimizing high-temperature cycles applied to said metal gate; and said step of carrying out processes of forming a metal gate on a top portion of said trenches further comprising applying a chemical vapor deposition (CVD) process for depositing a Ti/TiN/W into said trenches to form said metal gate above said bottom dielectric gate. 